| 000 | 07455cam a2200721Ia 4500 | ||
|---|---|---|---|
| 001 | on1050602735 | ||
| 003 | OCoLC | ||
| 005 | 20210825161851.0 | ||
| 006 | m d | ||
| 007 | cr |n||||||||| | ||
| 008 | 180907s2018 si o 000 0 eng d | ||
| 040 |
_aYDX _beng _cYDX _dN$T _dGW5XE _dYDX _dN$T _dEBLCP _dNLE _dUPM _dOCLCF |
||
| 019 | _a1055592245 | ||
| 020 |
_a9789811308246 _q(electronic bk.) |
||
| 020 |
_a9811308241 _q(electronic bk.) |
||
| 020 | _z9789811308239 | ||
| 020 | _z9811308233 | ||
| 024 | 7 |
_a10.1007/978-981-13-0824-6 _2doi |
|
| 035 |
_a1884181 _b(N$T) |
||
| 035 |
_a(OCoLC)1050602735 _z(OCoLC)1055592245 |
||
| 050 | 4 |
_aTK7895.G36 _bP75 2018 |
|
| 072 | 7 |
_aTEC _x009070 _2bisacsh |
|
| 072 | 7 |
_aUYF _2bicssc |
|
| 072 | 7 |
_aUYF _2thema |
|
| 082 | 0 | 4 |
_a621.39/5 _223 |
| 049 | _aMAIN | ||
| 245 | 0 | 0 |
_aPrinciples and structures of FPGAs / _cHideharu Amano, editor. |
| 260 |
_aSingapore : _bSpringer, _cc2018. |
||
| 300 | _a1 online resource | ||
| 336 |
_atext _btxt _2rdacontent |
||
| 337 |
_acomputer _bc _2rdamedia |
||
| 338 |
_aonline resource _bcr _2rdacarrier |
||
| 347 |
_atext file _bPDF _2rda |
||
| 588 | 0 | _aOnline resource; title from PDF title page (EBSCO, viewed September 18, 2018) | |
| 505 | 0 | _aIntro; Preface; Contents; Contributors; 1 Basic Knowledge to Understand FPGAs; 1.1 Logic Circuits; 1.1.1 Logic Algebra; 1.1.2 Logic Equation; 1.1.3 Truth Table; 1.1.4 Combinational Circuits; 1.1.5 Sequential Circuits; 1.2 Synchronous Logic Design; 1.2.1 Flip-Flop; 1.2.2 Setup Time and Hold Time; 1.2.3 Timing Analysis; 1.2.4 Single-Clock Synchronous Circuits; 1.3 Position and History of FPGAs; 1.3.1 The Position of FPGA; References; 2 What Is an FPGA?; 2.1 Components of an FPGA; 2.2 Programming Technology; 2.2.1 Flash Memory; 2.3 Antifuse Technology; 2.3.1 Static Memory Technology | |
| 505 | 8 | _a2.3.2 Summary of Programming Technology2.4 Logic Circuit Representation of FPGA; 2.4.1 Circuit Implementation on FPGA; 2.4.2 Logical Expression by Product Term; 2.4.3 Logical Expression by Lookup Table; 2.4.4 Structure of Lookup Table; 2.4.5 Logical Expression by Other Methods; References; 3 FPGA Structure; 3.1 Logic Block; 3.1.1 Performance Trade-Off of Lookup Tables; 3.1.2 Dedicated Carry Logic; 3.2 Logic Cluster; 3.3 Adaptive LUT; 3.3.1 Altera Stratix II; 3.3.2 Xilinx Virtex 5; 3.4 Routing Part; 3.4.1 Global Routing Architecture; 3.4.2 Detailed Routing Architecture | |
| 505 | 8 | _a3.4.3 Wire Segment Length3.4.4 Structure of Routing Switch; 3.5 Switch Block; 3.5.1 Switch Block Topology; 3.5.2 Multiplexer Structure; 3.6 Connection Block; 3.7 I/O Block; 3.8 DSP Block; 3.8.1 Example Structure of a DSP Block; 3.8.2 Arithmetic Granularity; 3.8.3 Usage of DSP Blocks; 3.9 Hard Macros; 3.9.1 Interface Circuits as Hard Macros; 3.9.2 Hard-Core Processors; 3.10 Embedded Memory; 3.10.1 Memory Blocks as Hard Macros; 3.10.2 Memory Using LUTs in Logic Blocks; 3.10.3 Usage of Embedded Memory; 3.11 Configuration Chain; 3.11.1 Memory Technologies for Configuration; 3.11.2 JTAG Interface | |
| 505 | 8 | _a3.12 PLL and DLL3.12.1 Basic Structure and Operating Principle of PLL; 3.12.2 Typical PLL Block; 3.12.3 Flexibility and Restriction of PLL Blocks; 3.12.4 Lock Output; 3.12.5 DLL; References; 4 Design Flow and Design Tools; 4.1 Design Flow; 4.2 Design Flow by HDL; 4.2.1 Registration of Project; 4.2.2 Logic Synthesis and Technology Mapping; 4.2.3 RTL Simulation; 4.2.4 Place and Route; 4.2.5 Programming; 4.2.6 Verification and Debugging on Actual Device; 4.2.7 Optimization; 4.3 HLS Design; 4.3.1 Behavioral Description; 4.3.2 Behavior Level Simulation; 4.3.3 Behavioral Synthesis | |
| 505 | 8 | _a4.3.4 Evaluation and Optimization4.3.5 Connection with RTL; 4.4 IP-Based Design; 4.4.1 IP and Its Generator; 4.4.2 Use of IP and Its Integration Tool; 4.4.3 Support Tool for Building IP; 4.5 Design with Processor; 4.5.1 Hard-Core Processor and Soft-Core Processor; 4.5.2 Building Processor System; 4.5.3 Software Development Environment; 4.5.4 Integration and Operation of Software and Hardware; References; 5 Design Methodology; 5.1 FPGA Design Flow; 5.2 Technology Mapping; 5.3 Clustering; 5.4 Place and Route; 5.5 Low Power Design Tools; 5.5.1 Emap: Low Power Consumption Mapping Tool | |
| 520 | _aThis comprehensive textbook on the field programmable gate array (FPGA) covers its history, fundamental knowledge, architectures, device technologies, computer-aided design technologies, design tools, examples of application, and future trends. Programmable logic devices represented by FPGAs have been rapidly developed in recent years and have become key electronic devices used in most IT products. This book provides both complete introductions suitable for students and beginners, and high-level techniques useful for engineers and researchers in this field. Differently developed from usual integrated circuits, the FPGA has unique structures, design methodologies, and application techniques. Allowing programming by users, the device can dramatically reduce the rising cost of development in advanced semiconductor chips. The FPGA is now driving the most advanced semiconductor processes and is an all-in-one platform combining memory, CPUs, and various peripheral interfaces. This book introduces the FPGA from various aspects for readers of different levels. Novice learners can acquire a fundamental knowledge of the FPGA, including its history, from Chapter 1; the first half of Chapter 2; and Chapter 4. Professionals who are already familiar with the device will gain a deeper understanding of the structures and design methodologies from Chapters 3 and 5. Chapters 6–8 also provide advanced techniques and cutting-edge applications and trends useful for professionals. Although the first parts are mainly suitable for students, the advanced sections of the book will be valuable for professionals in acquiring an in-depth understanding of the FPGA to maximize the performance of the device. | ||
| 590 | _aMaster record variable field(s) change: 072 | ||
| 650 | 0 | _aField programmable gate arrays. | |
| 650 | 7 |
_aTECHNOLOGY & ENGINEERING / Mechanical. _2bisacsh |
|
| 650 | 7 |
_aCircuits & components. _2bicssc |
|
| 650 | 7 |
_aElectronics engineering. _2bicssc |
|
| 650 | 7 |
_aComputer architecture & logic design. _2bicssc |
|
| 650 | 1 | 4 |
_aLogic Design. _0http://scigraph.springernature.com/things/product-market-codes/I12050 |
| 650 | 2 | 4 |
_aCircuits and Systems. _0http://scigraph.springernature.com/things/product-market-codes/T24068 |
| 650 | 2 | 4 |
_aElectronic Circuits and Devices. _0http://scigraph.springernature.com/things/product-market-codes/P31010 |
| 650 | 2 | 4 |
_aElectronics and Microelectronics, Instrumentation. _0http://scigraph.springernature.com/things/product-market-codes/T24027 |
| 650 | 7 |
_aField programmable gate arrays. _2fast _0(OCoLC)fst00923910 |
|
| 655 | 4 | _aElectronic books. | |
| 700 | 1 |
_aAmano, Hideharu, _eeditor. |
|
| 776 | 0 | 8 |
_iPrinted edition: _z9789811308239 |
| 776 | 0 | 8 |
_iPrinted edition: _z9789811308253 |
| 856 | 4 | 0 |
_3EBSCOhost _uhttp://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=1884181 |
| 938 |
_aEBL - Ebook Library _bEBLB _nEBL5507728 |
||
| 938 |
_aYBP Library Services _bYANK _n15683585 |
||
| 938 |
_aEBSCOhost _bEBSC _n1884181 |
||
| 994 |
_a92 _bN$T |
||
| 999 |
_c33771 _d33771 |
||
| 942 | _cEBK | ||
| 850 | _aKCNL | ||